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Abstract 
Speed and precision are always two critical factors to tradeoff in SDH jitter measurement. According to existing  
jitter test of single-phase data transition tracking loop(DTTL), a multi-phase DTTL jitter testing circuit is presented in 
this paper based on  Xilinx chips. Xilinx chips have a feature of  delay programmable configuration. This method 
makes use of it,and divides the square wave signal with the input jitter in a jitter measurement part into N copies. The 
copies are respectively configurated suitable delay, and with the local reference signal for phase comparison, the sum 
of all comparison outputs as a jitter error. Under the same sampling period, because the sampling points that take part 
in phase comparison are increased, so the sampling frequency and measurement accuracy indirectly improves. 
Theoretical analysis and simulation results show that the measurement accuracy for multi-phase jitter error has 
corresponding times than for single phase jitter error. The method eases limitation of the Xilinx chip clock and 
increases SDH jitter measurement accuracy. 
© 2011 Published by Elsevier Ltd. Selection and/or peer-review under responsibility of [name organizer] 
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1.  Introduction 
With the development of communication technology, optical synchronous digital transport network 
(SDH) gradually becomes a major transmission network system because of its uniform rate, optical 
interface and the frame structure. The clock rate and data rate in the SDH system design are increased in 
an astonishing speed, clock is played an important role in modern serial communications and high-speed 
data collection. One critical indicator to measure the clock quality is the size of the clock jitter. Clock 
jitter directly affects the size and distribution of serial communication error rate, and determines the 
signal to noise ratio in the high-speed data acquisition, it has become one of constraining factors for the 
digital system performance. The digital signal transmission quality is evaluated by checking the quality of 
digital links through the jitter test. From the jitter, we can learn more about the system jitter 
characteristics, analysis  the superposition law of jitter accumulation in the network, the measures are 
found to improve the transmission quality[1].  
The jitter information is got from the phase comparison of the digital signal and its bit synchronization 
signal, so in the jitter test synchronization is very important. The most commonly used scheme is called 
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the self-synchronization. One uses the open-loop structure bit synchronization circuit, its drawback is that 
the output duty cycle of the clock pulse is not 50%. When there is jitter in the edges, it will bring burr in 
output clock signal and affect the realization of the following circuit functions. The other is the closed-
loop PLL phase adjustment circuit. It has self-regulation after a loss and outputs stable synchronizing 
pulse even if the symbol is disappeared or there is symbol phase jitter. 
In regeneration of pseudo-code ranging system, DTTL is widely used for the system clock recovery in 
the additive white Gaussian noise environment, which emphasis the capture and tracking capabilities. 
Single-phase DTTL jitter testing algorithm is based on the bit synchronization extraction  of PLL. The 
Purpose is to extract the local synchronization clock, comparing to its digital signal with phase jitter to 
test out the clock jitter error. It has a good tracking performance, even under low signal to noise ratio, it 
can be kept locked. However, due to limited sampling clock cycle, when the jitter frequency increases, 
that is, the phase shift of jitter signal speeds up, the measurement accuracy cannot meet the demand. 
Considering both the advantages and disadvantages of single-phase jitter testing, this paper proposes 
multi-phase DTTL  jitter test. It uses delay configuration of Xilinx chips to takes an appropriate delay to 
the digital signals with jitter, which respectively compares with each local synchronization signal. Finally, 
the phase comparison results are added. Therefore, the jitter measurement accuracy is improved under the 
same clock sampling period. Section II describes this method in detail. Section III derives jitter error 
formula of the single-phase and multi-phase test. Section IV gives the FPGA fixed-point  simulation. The 
conclusion is given in Section V. 
2. Overview of multi-phase jitter test model 
In ITU-T O.172 Recommendations[2], clock jitter is defined as: the effective moment of digital signal 
deviates from the time of its ideal position in short-term changes (where "short" means that the frequency 
of these changes is greater than or equal to 10 Hz). 
ITU-T has introduced a series of standard SDH network transmission equipment of jitter performance 
specifications. Standard features on the jitter requirements of measuring instruments include two aspects: 
the jitter generation function and jitter measurement. Jitter generation function refers to the instruments 
that can produce a signal with jitter; jitter measurement functional requirements of the instruments is that 
can measure the peak to peak and RMS jitter, and the jitter value should be able to meet the range 
standards prescribed[2] . 
The model includes jitter generator, jitter measurement, and peak detector. Jitter Measurement is 
multi-phase DTTL. Output of VCO is the local reference signal through the DTTL from jitter source 
output signal to extract the bit synchronization signal. The square wave signal with phase jitter minuses 
bit synchronization signal phase ,the difference is the need to measure jitter error, multiplication of in-
phase integral channel and the midphase channel is also the jitter error. 
 
 
Figure 1. Single-phase data transition tracking loop jitter test model 
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Figure 2. multi-phase data transition tracking loop jitter test model based on Xilinx chips 
Fig. 1 shows the jitter test model of single-phase data transition tracking loop. Fig. 2 shows the 
principle of N phase jitter test model is that: With Xilinx chips’ programmable delay configuration 
features, an adjustable delay module IODELAY is added in each I / O module, it has 64-tap delay lines 
that is controlled, each tap of the delay is the precise calibration of 78ps. The jitter source which output 
square wave signal with jitter is divided into N copies (N up to 64), copies are respectively configurated 
delay. After the delay, difference is Ts/N between each square wave signal, that is,  delay was 0ˈTs/Nˈ
2Ts/Nˈ3Ts/N... (N-1)Ts/N, where the sampling period is Ts. These N delayed signals operate in-phase 
integral and midphase integral, and finally all the delayed signals’ midphase integral values are added, as 
the output of the midphase integral channel. Likewise all the delayed signals’ in-phase integral values are 
added, as the output of the in-phase integral channel after a symbolic post-test . 
Fig. 1 shows, in a single phase jitter test model, jitter source output directly in-phase integral and 
midphase integral.  As can be seen from the principle that in a single phase jitter test model, square wave 
signal with jitter is sampled at a single point for each sampling period; In the N phase jitter test model, the 
N-delayed signals are sampled a single point in each  sampling period, and the difference between the 
various sampling points is Ts/N. The sum of N-delayed signals with the in(mid) -phase integral value is 
equal to adding the N signals’ total samples within the range of integral, that is, square wave signal with 
jitter has N sampling values in each sampling period, the sampling frequency is expanded N times. 
Sampling period is directly related to measurement precision, that’s why N phase jitter measurement 
method can improve measurement accuracy. This will be further proved in the following formula for 
calculating the jitter error. 
3. Jitter error fomula derivation 
Jitter is digital signal’s phase modulation, ITUT O.172 Recommendation provides sinusoidal signal 
for modulation source. In fact, the actual data for the parasitic phase modulation is a combination of non-
sine wave, but Fourier series can decompose them into a number of sinusoidal components. To simplify 
the testing and analysis, with different amplitude and frequency, the sine wave takes phase modulation on 
the clock signal. Therefore, the signal source produces a clock signal with a sinusoidal phase jitter, it can 
be expressed as 
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Which an shows the signal polarity (+1 for 1, -1 for 0), Tc shows code width, İ shows sinusoidal phase 
jitter, that is, Asin(w1t). 
As shown in Fig. 2, taking four-phase jitter model as an example, jitter error formula is derived. 
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Integral expressions for the contrary phase is 
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Hˆ is estimated-jitter, it can be divided into two situations: First, ˆ 0H  ,the in-phase cleaning pulse 
ahead of the clock signal with phase jitter in the forefront. The second is the lag, ˆ 0H ! . 
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Figure 3. Four-phase jitter testing phase integral schematic diagram (İ<0) 
Fig. 3 is four-phase jitter test integral waveform diagram in İ<0. The local reference clock takes edge 
detection, the adjacent edge is as the period within the in-phase interval, that is in-phase cleaning pulse; it 
delays Tc/2 as the integral interval in the midphase integral, that is the midphase cleaning pulse, Tc is 
integral interval. It can be seen that (2) (3) are consistent with Fig. 3. After delay four jitter signals 
respectively in-phase integral and midphase integral within integral interval, when in-phase or midphase 
cleaning pulse comes, adding their own in-phase or midphase integral value , the result is as the in-phase 
or midphase integral output of a four-phase test . 
According to Fig. 2, calculate(2)and(3) 
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Which the sampling period is Ts, ak-1*ak=-1, that there must be polarity jumping, the normalized jitter 
value is Ȝ=İ/Tc, the value of the actual test is İ. 
When İ<0, 
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Combined (4) (5) and (6) (7) four phase jitter error can be expressed as 
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In single phase jitter test, error expression is derived for the single phase jitter. 
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It can be seen in the (8) (9) that phase jitter measurement accuracy is directly related to sampling 
period. 3Ts/8 is a fixed value in (8), it does not affect measurement accuracy. Jitter error is obtained by 
multiplying with the midphase integral and the symbol of in-phase integral, jitter error is proportional to 
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the measured phase jitter, therefore, as shown in Fig.1 , the in-phase integral channels and midphase 
integral channels can be jitter errors by multiplying, the jitter can be measured through the peak detector. 
Eq. (9) shows that the jitter İ from single phase jitter tests which minimum estimated time jitter phase 
accuracy is the smallest sampling interval of 1 / 2. Eq. (8) shows that the jitter İ from single phase jitter 
tests which minimum estimated time jitter phase accuracy is the smallest sampling interval of 1 / 8,the 
expansion of single-phase jitter measurement accuracy of 4 times. From this jitter error formula, it can be 
derived that N phase jitter test’s accuracy is a single-phase jitter measurement accuracy of N times. 
4. Xilinx fixed-point simulation 
Eq. (8) and (9) show that N-phase jitter test improve the measuring accuracy greatly in theory 
compared with single phase jitter test. At then Xilinx fixed-point simulations are performed to verify that. 
 In the N-phase jitter test model shown in Fig. 2, output signal delay of jitter signal source can be 
implemented by delay primitive from Xilinx. Primitive is the name of a series of common modules which 
are developed by Xilinx directed towards the device property. It is the primary element of Xilinx chips, as 
the library function supplied by Xilinx to users. So this paper adopts the N-phase jitter test model shown 
in Fig. 2 and use Xilinx fixed-point simulation to prove the advantage of N-phase jitter test comparing 
with the single phase jitter test. In our application, the sampling frequency of both N-phase jitter test and 
single phase jitter test is 200MHz. The frequency of output square wave of jitter signal source is 
16.38MHz, and the frequency of superposed jitter signal is 1MHz. 
 The advantage of DTTL is that when the locked loop meets a burst noise, the loop can get into the 
locked state again fast.  
 
Figure 4. when a sudden noise jitter Four-phase model and the single-phase jitter jitter test model error graph 
Fig. 4 shows the jitter error simulation figures of both four-phase jitter test model and single phase 
jitter test model, when the same amplitude burst noises are added to the locked loops of two models 
respectively.  
As shown in Fig. 4, when the loop of jitter test model is locked and add the burst noise at some time, 
the loop can locks again fast. In Fig. 4 the amplitude of burst noises is respectively 0.2UI, 0.4UI, 0.6UI. 
In the jitter error simulation figure, the amplitude of all burst noises of four-phase jitter test model is more 
than that of single phase jitter test model. The burr is form the inconsistency of integral breadth and 
symbol width. The simulation results show that because of increase of sampling value the accuracy in N-
phase jitter test is higher than single phase jitter test. 
628   Xinwei Li et al. /  Physics Procedia  25 ( 2012 )  623 – 629 
 
 
Figure 5. Four-phase and single-phase error jitter simulation waveform jitter error (jitter amplitude 1UI) 
 The amplitude of superposed jitter signal is 1UI. Fig. 5 is the Xilinx fixed-point simulation results to 
the model as shown in Fig. 1. Fig. 5(a) is the simulation result of four-phase jitter error, and Fig. 5(b) is 
that of single phase jitter error. As shown in Fig. 5, both two simulation results are sine wave, and the 
amplitude of error wave and the sampling value in one period of four-phase jitter is more than that of 
single phase jitter. The simulation results show that when the sampling period is the same, the accuracy in 
N-phase jitter test is higher than single phase jitter test. 
 
Figure 6. Four-phase and single-phase error jitter simulation waveform jitter error (jitter amplitude 0.4UI)  
When the amplitude of superposed jitter signal is 0.4UI, the simulation results are shown in Fig. 6. 
The results show the sampling value of jitter error wave in single phase test reduce along with the 
reducing of the amplitude of superposed jitter signal. When the amplitude of superposed jitter signal is 
0.4UI, the amplitude of error wave in single phase test is only±1ˈ±2.Then the accuracy is not enough to 
measure jitter accurately. While the error wave of four-phase jitter test is still sine wave. Because the 
sampling value is much more than that of single phase jitter test, the four phase jitter test can measure the 
jitter accurately. When the amplitude of superposed jitter signal is small, comparing with single phase 
jitter test, the multiphase jitter test model has enough accuracy to measure jitter because of the increasing 
of sampling frequency. 
5. Conclusion and future work 
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The paper proposes a new jitter testing algorithm of multi-phase DTTL based on Xilinx chips. The 
Xilinx fixed-point simulation results and performance analysis are given to show the proposed algorithm 
has higher accuracy in jitter measure and the loop has a better performance of measuring burst noise. 
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